Thus, the DSP outperforms the FPGA on a sub-function basis. However, from a system view the FPGA benefits due to parallelism. Currently, authors are investigating how they can make use of the advantages of both technologies to build a new platform which is based on both DSPs and FPGAs. That platform would enable to split algorithms and to execute parts of the algorithm on the processing unit (DSP or FPGA) which is better suited for.
7 system and makes the system more stable and reliable. Taking digital signal processor DSP and complex programmable logic device as core, this paper constructs a recognition hardware platform, along with the rapid development of large scale integrated circuit.
L. Siéler , C. Tanougast , A. Bouridane [3] proposed approach that has resulted in much improved processing times with smaller and flexible area utilization. Moreover, the proposed architecture is scalable and can be tailored to process larger images. To demonstrate the effectiveness of the approach, the architecture was implemented on Xilinx Virtex-FPGA technology using VHDL structural description. The whole architecture was implemented into a single FPGA without the use of any external memory and/or host machine.
Konstantinos Konstantinides [4] Hewlett-Packard, Reviewed a book on Embedded
Image Processing on the TMS320C6000 DSP: Examples in Code Composer Studio and MATLAB by Shehrzad Qureshi, Springer, 2005, [14] , the book is intended for signal and image processing practitioners or software developers that plan to use a TI DSP. However, most of the programming techniques demonstrated here can easily be applied to other embedded platforms.
According to the author, all examples have been tested and debugged on either the TI C6701 Evaluation Module or the C6416 DSP Starter Kit. focus on embedded image processing and, in particular, on the efficient implementation of image processing algorithms on the TI TMS320C6000 family of DSPs. the book is well written and succeeds in filling a big void in image processing literature, tackling how to efficiently implement signal and image processing algorithms using embedded processors.
Duan Jinghong et al. [5] presented an image processing system structure based on DSP and FPFA, that is DSP is used as advanced image processing unit and FPGA as logic unit for image sampling and display. The hardware configuration and working principle is introduced firstly, and then some key problems which include of image data stored mode, color space conversion and image transmission based on EDMA are described. Finally the program flowchart for developing image processing software is given. The developed system can acquire image, display image and make some image processing operations which include of geometry transform, orthographic transform, operations based on pixels, image compression and color space conversion. TMSC6713 DSP board is used as executing image processing algorithms. The CPU on the board is TI DSP chip TMSC6713 which is a high performance float digital signal 8 processor with 255MHz.There are 1Mbits RAM, 8Mbytes with 32bit exterior expanded memory SDRAM, 512Kbytes Flash, 4 user accessible LEDs and 4 DIP switches.
K. Benkrid , D. Crookes, A. Benkrid [6] proposed High level descriptions of task-specific architectures specifically optimised for Xilinx XC4000 FPGAs. The library also contains high level skeletons for compound operations, whose implementations include task-specific optimisations. Skeletons are parameterisable, and different skeletons for the same operation can be provided, for instance for different arithmetic representations. This gives the user a range of implementation choices. This in turn supports experimentation with different implementations and choosing the most suitable one for the particular constraints in hand (e.g. speed and area) D. Chaikalis , N.P. Sgouros, D. Maroulis [7] stated that the parallel digital system realizes a number of computational-heavy calculations in order to achieve real-time operation. The processing elements can bedeployed in a systolic architecture and operate on multiple image areas simultaneously. Moreover, memoryorganization allows random access to image data and copes with the increased processing throughputof the system. Operating results reveal that the proposed architecture is able to process 3D data at areal-time rate. The proposed system can handle large sized InIms in real time and outputs 3D scenes of enhanced depth and detailed texture, which apply to emerging 3D applications. can effectively label previously unseen objects. The recognition ability of classifiers depends on the quality of feature used as well as the amount of training data available to them. Image features are mostly extracted on shape and texture of segmented objects. They proposed a set of 10 14 textural features extracted from a co occurrence matrix. They reported an overall accuracy rate of 84 percent on eleven types of textures obtained from satellite images. The paper, thus, lays foundation for texture based image classification using exhaustive features extracted from one of the best texture description method i.e. the co-occurrence matrix.
Michael Unser [13] has proposed sum and difference histograms as an alternative to usual co-occurrence matrices for texture analysis. The sum and difference of two random variables with same variances are de-correlated and define the principal axes of their associated joint probability function. Two maximum likelihood classifiers are presented depending on the type of object used for texture characterization. He has proved that the sum and difference histograms used conjointly, perform equally well as co-occurrence matrices with decrease in computation time and memory storage. The paper, thus, suggests a novel texture feature in the form of sum and difference histograms as an alternative to spatial gray level dependence matrix, which can be used for texture classification. Wei Benjie et al. [20] , proposed a novel 32 bit processor whose structure is simple and efficient for image processing. The specially designed CPU can be embedded into video encoder or other multimedia processor, and work well, it can also be used to do DWT (digital wavelet transform) with only few instructions. The paper claims that compared with the fixed ASIC mode of image coding; the reconfigurable CPU circuit adopted is more flexible and has low cost.
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This paper puts forward a new image processor based on customed RISC CPU, then gives the RTL design scheme described in VHDL for wavelet transform, which gets rid of the drawbacks of ASIC. The suggestion for critical module in the design is given, and the advantages of programmable CPU are also discussed. Refer to the RISC CPU architecture of MIPS, they study on the whole structure of customed image processor, including work flow and implementation of the circuit design, at last make experiments to verify it. Noticeably, the CPU proposed in this paper is not only used for DWT, but also can be embedded into the image encoder as a Daniel Baumgartner et. al [27] In this work a performance benchmark of several DSP and FPGA implementation of some low-level image processing algorithms was presented. Three algorithms -a Gaussian pyramid, a Bayer filter and a Sobel filter -were implemented on both a high-end DSP and on high-end FPGAs.
Summary of literature survey
The articles reviewed in literature survey can be classified broadly into two categories.
 Algorithms for texture description, representation and modeling, to be applied in generic sense to feature extraction process, for texture classification using the extracted features, 
